-
Notifications
You must be signed in to change notification settings - Fork 8
Issues: povik/yosys-slang
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. Weβll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Width cast of expression not propagating
bug
Something isn't working
#78
opened Jan 11, 2025 by
dpetrisko
SVA (SystemVerilog assertions) support
enhancement
New feature or request
#77
opened Jan 10, 2025 by
povik
yosys-slang ignoring verilog_defaults
enhancement
New feature or request
#74
opened Jan 6, 2025 by
dpetrisko
Simpler sourcing of technology libraries in FPGA flows
enhancement
New feature or request
#72
opened Dec 19, 2024 by
gmsanchez
Feature unimplemented (xor X[N-1:0] (a, b, c))
enhancement
New feature or request
#70
opened Dec 7, 2024 by
miquelt9
Efficient handling of sparse memory initialization
enhancement
New feature or request
#69
opened Nov 21, 2024 by
povik
Support ports w/o direct correspondence to a net/variable
enhancement
New feature or request
#67
opened Nov 2, 2024 by
povik
lack of warnings/errors for unwanted latches
enhancement
New feature or request
#56
opened Oct 2, 2024 by
astrollo
Failures in elaboration not caught in time
bug
Something isn't working
#50
opened Sep 13, 2024 by
povik
Remove warning from the embedded cmake step
enhancement
New feature or request
help wanted
Extra attention is needed
#44
opened Sep 4, 2024 by
povik
Emitting netlists with non-uniquified hierarchy
enhancement
New feature or request
#4
opened Jun 15, 2024 by
povik
ProTip!
Updated in the last three days: updated:>2025-01-10.