Skip to content
This repository has been archived by the owner on Dec 1, 2018. It is now read-only.

Brnch:pre master Trgt:chisel

Matthew Feldman edited this page Feb 22, 2018 · 218 revisions

Time elapsed: 2 minutes, 54 seconds

Results

Unit

Dense

Sparse

Fixme


Pass Comments:

Commits

Spatial commit

commit 05d1fbac7f21456ac40fc888ae0c7814e935ee31
Merge: 508386c 6f59ae4
Author: Matthew Feldman <[email protected]>
Date:   Thu Feb 22 13:56:53 2018 -0800

    Merge remote-tracking branch 'origin/syncMem' into pre-master

commit 6f59ae4ae90fd55635ed05b9ce669890adc65e59
Merge: 8f520a3 b9787ee
Author: Matthew Feldman <[email protected]>
Date:   Thu Feb 22 13:56:19 2018 -0800

    Merge remote-tracking branch 'origin/develop' into retime

commit b9787ee512ce1dbf507d4e03ed2d6763fb6e08c8
Merge: 78bdb72 cd36a50
Author: Matthew Feldman <[email protected]>
Date:   Thu Feb 22 13:55:56 2018 -0800

    Merge remote-tracking branch 'origin/fpga' into develop

commit cd36a50e4f6a7336427d97ac753da8fbce6bfe5f
Author: Matthew Feldman <[email protected]>
Date:   Thu Feb 22 13:39:30 2018 -0800

    fix bug #259 and make InOutArg test this. Add reset to accel and set commandReg == 2 as soft reset. Fix Issue with multiple args with the exact same name and use ParFifoLoad to test this

M	apps
M	argon
M	spatial/core/resources/chiselgen/app-level/Top.scala
M	spatial/core/resources/chiselgen/template-level/fringeArria10/FringeArria10.scala
M	spatial/core/resources/chiselgen/template-level/fringeHW/Fringe.scala
M	spatial/core/resources/chiselgen/template-level/fringeHW/FringeDE1SoC.scala
M	spatial/core/resources/chiselgen/template-level/fringeHW/FringeZynq.scala
M	spatial/core/resources/chiselgen/template-level/fringeHW/MAGCore.scala
M	spatial/core/resources/cppgen/fringeVCS/FringeContextVCS.h
M	spatial/core/resources/cppgen/fringeZCU/FringeContextZCU.h
M	spatial/core/resources/cppgen/fringeZynq/FringeContextZynq.h
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenController.scala
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenReg.scala
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenRegFile.scala
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenSpatial.scala
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenStateMachine.scala
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenStream.scala
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenUnrolled.scala
M	spatial/core/src/spatial/codegen/cppgen/CppGenDRAM.scala
M	spatial/core/src/spatial/codegen/cppgen/CppGenReg.scala
M	spatial/core/src/spatial/codegen/cppgen/CppGenSRAM.scala

commit 78bdb72867eff854939e4a5d402f172181a56a6a
Merge: fdd65a4 224702f
Author: Matthew Feldman <[email protected]>
Date:   Tue Feb 20 20:29:02 2018 -0800

    Merge remote-tracking branch 'origin/fpga' into develop

commit 224702fe77a5b3cde0e770c201a4113ce29c0faf
Author: Matthew Feldman <[email protected]>
Date:   Tue Feb 20 20:28:54 2018 -0800

    break critical paths on reset signals in outer controllers and fix variablecounter codegen to be leaner

M	spatial/core/resources/chiselgen/template-level/templates/Metapipe.scala
M	spatial/core/resources/chiselgen/template-level/templates/Sequential.scala
M	spatial/core/src/spatial/codegen/chiselgen/ChiselGenController.scala

commit 9e155c6d9312ebfa42ce425629ae5b12074ce0fb
Author: Matthew Feldman <[email protected]>
Date:   Tue Feb 20 19:42:33 2018 -0800

    delete row in regression so spreadsheets don't get massive

M	utilities/gdocs.py

Argon commit

commit 8f6f8f1e6c4c3799de7db519611e6b92504193a5
Author: Matthew Feldman <[email protected]>
Date:   Thu Feb 22 13:37:28 2018 -0800

    remove import of arpmap.h

M	core/src/argon/codegen/cppgen/CppFileGen.scala

Virtualized commit

commit 1a5adc8e9cd171f1a8c3f1f66dddbc04d89aa51f
Author: David Koeplinger <[email protected]>
Date:   Fri Jul 21 17:15:08 2017 -0700

    fix mistake in Structs

M	src/org/virtualized/Structs.scala

Spatial-Apps commit

commit 4418c319be6d3f8f5523fef8f179864c5094817b
Author: Matthew Feldman <[email protected]>
Date:   Thu Feb 22 13:24:41 2018 -0800

    clean training file and pipeline the SGDs, make parfifoload do case class name duplication on drams to fix LSTM cpp issue

M	src/Regression.scala
M	src/Training.scala
M	src/UnitTests.scala

Test summary

Creation Time- 2018-02-22_13-56-58 | Status- debug | Type- chisel | tests- all | User- mattfel | Origin- london | Destination- london | Branch- pre-master | Spatial- 05d1f | Argon- 8f6f8 | Virtualized- 1a5ad | Spatial-apps- 4418c