-
Notifications
You must be signed in to change notification settings - Fork 11
Brnch:master Trgt:chisel
Time elapsed: 58 minutes, 43 seconds
Flags: --multifile=4 --synth
Chisel.Unit.ArbitraryLambda: Pass
Chisel.Unit.BasicCondFSM: Pass
Chisel.Unit.BasicFSM: Pass
Chisel.Unit.BlockReduce1D: Pass
Chisel.Unit.BlockReduce2D: Pass
Chisel.Unit.Breakpoint: Pass
Chisel.Unit.BubbledWriteTest: Pass
Chisel.Unit.ChangingCtrMax: Pass
Chisel.Unit.CompactingFifo: Pass
Chisel.Unit.CtrlEnable: Pass
Chisel.Unit.DeviceMemcpy: Pass
Chisel.Unit.DiagBanking: Pass
Chisel.Unit.DotProductFSM: Pass
Chisel.Unit.FifoLoadSRAMStore: Pass
Chisel.Unit.FifoLoadStore: Pass
Chisel.Unit.FifoPushPop: Pass
Chisel.Unit.FifoStackFSM: Pass
Chisel.Unit.FixPtInOutArg: Pass
Chisel.Unit.FixPtMem: Pass
Chisel.Unit.FloatBasics: Pass
Chisel.Unit.HugeTileLoadStore: Pass
Chisel.Unit.IndirectLoad: Pass
Chisel.Unit.InOutArg: Pass
Chisel.Unit.LaneMaskPar: Pass
Chisel.Unit.LittleTypeTest: Pass
Chisel.Unit.LUTTest: Pass
Chisel.Unit.MaskedWrite: Pass
Chisel.Unit.Memcpy2D: Pass
Chisel.Unit.MemTest1D: Pass
Chisel.Unit.MemTest2D: Pass
Chisel.Unit.MixedIOTest: Pass
Chisel.Unit.MultiWriteBuffer: Pass
Chisel.Unit.Niter: Pass
Chisel.Unit.OHM: Pass
Chisel.Unit.PageBoundaryTest: Pass
Chisel.Unit.ParFifoLoad: Pass
Chisel.Unit.PartialTileLoadStore: Pass
Chisel.Unit.RetimedFifoBranch: Pass
Chisel.Unit.SequentialWrites: Pass
Chisel.Unit.SimpleFold: Pass
Chisel.Unit.SimpleMemReduce: Pass
Chisel.Unit.SimpleReduce: Pass
Chisel.Unit.SimpleSequential: Pass
Chisel.Unit.SimpleTileLoadStore: Pass
Chisel.Unit.SmallTensorLoad: Pass
Chisel.Unit.SpecialMath: Pass
Chisel.Unit.SSV1D: Pass
Chisel.Unit.SSV2D: Pass
Chisel.Unit.StackLoadStore: Pass
Chisel.Unit.StridedLoad: Pass
Chisel.Unit.Tensor3D: Pass
Chisel.Unit.Tensor4D: Pass
Chisel.Unit.Tensor5D: Pass
Chisel.Unit.UnalignedFifoLoad: Pass
Chisel.Unit.UnalignedLd: Pass
Chisel.Unit.UnalignedTileLoadStore: Pass
Chisel.Unit.UniqueParallelLoad: Pass
Chisel.Dense.AES: Pass
Chisel.Dense.BlockReduce1D: Pass
Chisel.Dense.BTC: Pass
Chisel.Dense.Convolution_FPGA: Pass
Chisel.Dense.Differentiator: Pass
Chisel.Dense.DotProduct: Pass
Chisel.Dense.EdgeDetector: Pass
Chisel.Dense.FFT_Strided: Pass
Chisel.Dense.FFT_Transpose: Pass
Chisel.Dense.FixPtMem: Pass
Chisel.Dense.FloatBasics: Pass
Chisel.Dense.GDA: Pass
Chisel.Dense.GEMM_Blocked: Pass
Chisel.Dense.GEMM_NCubed: Pass
Chisel.Dense.Gibbs_Ising2D: Pass
Chisel.Dense.JPEG_Decompress: Pass
Chisel.Dense.JPEG_Markers: Pass
Chisel.Dense.Kmeans: Pass
Chisel.Dense.KMP: Pass
Chisel.Dense.LP_SGD: Pass
Chisel.Dense.LP_SVRG: Pass
Chisel.Dense.MatMult_inner: Pass
Chisel.Dense.MatMult_outer: Pass
Chisel.Dense.MD_Grid: Pass
Chisel.Dense.MD_KNN: Pass
Chisel.Dense.MultiplexedWriteTest: Pass
Chisel.Dense.Niter: Pass
Chisel.Dense.NW: Pass
Chisel.Dense.OuterProduct: Pass
Chisel.Dense.SGD_minibatch: Pass
Chisel.Dense.SGD: Pass
Chisel.Dense.SHA1: Pass
Chisel.Dense.SimpleRowStridedConv: Pass
Chisel.Dense.SingleLayerConv_IRCO: Pass
Chisel.Dense.SingleLayerConv_OIRC: Pass
Chisel.Dense.SingleLayerConv_RCIO: Pass
Chisel.Dense.Sobel: Pass
Chisel.Dense.Sort_Merge: Pass
Chisel.Dense.Sort_Radix: Pass
Chisel.Dense.Stencil2D: Pass
Chisel.Dense.Stencil3D: Pass
Chisel.Dense.SVRG: Pass
Chisel.Dense.SW: Pass
Chisel.Dense.SYRK_col: Pass
Chisel.Dense.Tensor3D: Pass
Chisel.Dense.Tensor4D: Pass
Chisel.Dense.Tensor5D: Pass
Chisel.Dense.TPCHQ6: Pass
Chisel.Dense.TRSM: Pass
Chisel.Dense.Viterbi: Pass
Chisel.Sparse.BFS_Bulk: Pass
Chisel.Sparse.BFS_Queue: Pass
Chisel.Sparse.GatherStore: Pass
Chisel.Sparse.PageRank_Bulk: Pass
Chisel.Sparse.PageRank: Pass
Chisel.Sparse.ScatterGather: Pass
Chisel.Sparse.SPMV_CRS: Pass
Chisel.Sparse.SPMV_ELL: Pass
Chisel.Fixme.Backprop: Pass
Chisel.Fixme.HALP_handoff: Fail [Validation]
↳ Cause: Application reported that it did not pass validation.
Spatial commit
commit f9ccb0473fba20c3e851e5ccd8b07ba1b44fbf4a
Merge: 437292e 77d4c4d
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 13:44:49 2018 -0700
update master
commit 77d4c4d0b0583e525cc62a0329432af31738a5b1
Merge: 2680844 2c29107
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 11:57:56 2018 -0700
Merge remote-tracking branch 'origin/syncMem' into pre-master
commit 2c29107200744076163d256ff0ccc7f4f86d7378
Merge: c4f3685 6914223
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 11:57:15 2018 -0700
Merge remote-tracking branch 'origin/develop' into retime
commit 691422309de30ac44feb051ba9a7dae06bfd49df
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 11:56:34 2018 -0700
fix mistake in ++
M argon
commit 26808448820d0dd3a9441ffa9e265eb38a9d25ba
Merge: 472e123 c4f3685
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 10:44:03 2018 -0700
Merge remote-tracking branch 'origin/syncMem' into pre-master
commit c4f368527d2523d20d1da0525b6909c9e8f88249
Merge: 4985141 e302f5e
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 10:43:22 2018 -0700
Merge remote-tracking branch 'origin/develop' into retime
commit e302f5eeaabf93511b55e2d811a8c58d65af5a29
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 10:42:41 2018 -0700
add apps to test array concat
M apps
M argon
commit 9f59039e2eb566ac16a8025cefad66f9d7f337c3
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 09:48:15 2018 -0700
Make training apps easier to pass for reg
M apps
commit 472e1230c0f4b541440d91f64c534f381517fa26
Merge: c1c287e 4985141
Author: Matthew Feldman <[email protected]>
Date: Thu Mar 15 22:47:00 2018 -0700
Merge remote-tracking branch 'origin/syncMem' into pre-master
commit 4985141a2404deab1efa0196068205dfdb57d99b
Merge: dff9618 84e3d32
Author: Matthew Feldman <[email protected]>
Date: Thu Mar 15 22:46:23 2018 -0700
Merge remote-tracking branch 'origin/develop' into retime
commit 84e3d32b90d36f8146180cd5c80687c90b5f36e9
Author: Matthew Feldman <[email protected]>
Date: Thu Mar 15 22:45:46 2018 -0700
lots of new fixes. Training apps scrubbed, Instrumentation guide added, minor bug with reset routing to magcore fixed, saturation rounding bug fixed where decimal portion was signextended to number of bits in fraction portion, fringecontextzcu missing getargin fixed, treegen fixed for apps with accel wrapped in for loop, gdocs fix where tid + text returned when prepping sheet
M apps
A spatial/core/resources/chiselgen/app-level/scripts/guide.html
M spatial/core/resources/chiselgen/app-level/scripts/instrument.sh
M spatial/core/resources/chiselgen/template-level/fringeHW/Fringe.scala
M spatial/core/resources/chiselgen/template-level/fringeHW/MAGCore.scala
M spatial/core/resources/chiselgen/template-level/fringeZynq/build/bdproject.tcl
M spatial/core/resources/chiselgen/template-level/templates/Types.scala
M spatial/core/resources/cppgen/fringeZCU/FringeContextZCU.h
M spatial/core/resources/files_list
M spatial/core/src/spatial/analysis/TreeGenSpatial.scala
M spatial/core/src/spatial/codegen/chiselgen/ChiselGenController.scala
M utilities/gdocs.py
commit 3ed04253dfcbed2c634cb173fdde1806f9ffa2e7
Author: Matthew Feldman <[email protected]>
Date: Mon Mar 12 17:53:14 2018 -0700
add halp to regression
M apps
commit 514484d9879ca4c76f179c6f727b06469b6d9e7a
Author: Matthew Feldman <[email protected]>
Date: Mon Mar 12 17:52:39 2018 -0700
update bulidsbt in scala-virt
M scala-virtualized
Argon commit
commit b19da8cf1ac81cd62f33c07711c290306d5e0edb
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 11:56:26 2018 -0700
fix mistake in ++
M core/src/argon/lang/Array.scala
Virtualized commit
commit 05f6c52d98f892ee732cf8c43cd6c336dabc9bf4
Author: Matthew Feldman <[email protected]>
Date: Mon Mar 12 17:51:44 2018 -0700
update build.sbt
M build.sbt
Spatial-Apps commit
commit 136b3cdbdc1f5e443123cf82049dc2c1a231ecd8
Author: Matthew Feldman <[email protected]>
Date: Fri Mar 16 10:42:30 2018 -0700
add tests that test array concat
M src/UnitTests.scala
Creation Time- 2018-03-16_16-25-33 | Status- debug | Type- chisel | tests- all | User- mattfel | Origin- london | Destination- tucson | Branch- master | Spatial- f9ccb | Argon- b19da | Virtualized- 05f6c | Spatial-apps- 136b3