Popular repositories Loading
-
-
-
vga-clock-modified
vga-clock-modified PublicForked from mattvenn/vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Verilog
-
Mixed-signal-VGA-clock-using-eSim
Mixed-signal-VGA-clock-using-eSim PublicForked from Eyantra698Sumanto/XOR-XNOR-Gate
Code repository for the mixed signal VGA clock design implemented as part of mixed signal SoC hackathon conducted by FOSSEE-IITB
Verilog
-
PLL-caravel
PLL-caravel PublicForked from efabless/caravel
Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
Verilog
-
analog-generator-notebooks-
analog-generator-notebooks- Publicopenfasoc temperature sensor generator notebook
Jupyter Notebook
If the problem persists, check the GitHub status page or contact support.