Skip to content

Actions: xtensor-stack/xsimd

Actions

RISC-V RVV cross-compilation build

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
cross-rvv.yml
778 workflow runs
778 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Use default arch alignment as default alignment for xsimd::aligned_al… RISC-V RVV cross-compilation build #784: Commit 4cd58ef pushed by serge-sans-paille
January 21, 2025 06:33 18m 6s master
master
January 21, 2025 06:33 18m 6s
Use default arch alignment as default alignment for xsimd::aligned_al… RISC-V RVV cross-compilation build #783: Pull request #1082 synchronize by serge-sans-paille
January 20, 2025 22:05 13m 6s fix/aligned-allocator-default-alignment
fix/aligned-allocator-default-alignment
January 20, 2025 22:05 13m 6s
Use default arch alignment as default alignment for xsimd::aligned_al… RISC-V RVV cross-compilation build #782: Commit cb9412f pushed by serge-sans-paille
January 20, 2025 22:05 4m 54s fix/aligned-allocator-default-alignment
fix/aligned-allocator-default-alignment
January 20, 2025 22:05 4m 54s
Use default arch alignment as default alignment for xsimd::aligned_al… RISC-V RVV cross-compilation build #781: Pull request #1082 opened by serge-sans-paille
January 20, 2025 21:02 6m 17s fix/aligned-allocator-default-alignment
fix/aligned-allocator-default-alignment
January 20, 2025 21:02 6m 17s
Use default arch alignment as default alignment for xsimd::aligned_al… RISC-V RVV cross-compilation build #780: Commit adeee31 pushed by serge-sans-paille
January 20, 2025 21:01 4m 25s fix/aligned-allocator-default-alignment
fix/aligned-allocator-default-alignment
January 20, 2025 21:01 4m 25s
Add missing batch cast from rvv types RISC-V RVV cross-compilation build #779: Pull request #1080 synchronize by serge-sans-paille
January 15, 2025 21:42 9m 13s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:42 9m 13s
WIP RISC-V RVV cross-compilation build #778: Commit 3015bbd pushed by serge-sans-paille
January 15, 2025 21:42 7m 31s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:42 7m 31s
Add missing batch cast from rvv types RISC-V RVV cross-compilation build #777: Pull request #1080 synchronize by serge-sans-paille
January 15, 2025 21:39 2m 33s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:39 2m 33s
WIP RISC-V RVV cross-compilation build #776: Commit 17576ee pushed by serge-sans-paille
January 15, 2025 21:39 1m 30s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:39 1m 30s
Add missing batch cast from rvv types RISC-V RVV cross-compilation build #775: Pull request #1080 synchronize by serge-sans-paille
January 15, 2025 21:35 1m 30s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:35 1m 30s
WIP RISC-V RVV cross-compilation build #774: Commit 6bad43f pushed by serge-sans-paille
January 15, 2025 21:35 1m 18s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:35 1m 18s
Add missing batch cast from rvv types RISC-V RVV cross-compilation build #773: Pull request #1080 synchronize by serge-sans-paille
January 15, 2025 21:32 3m 32s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:32 3m 32s
WIP RISC-V RVV cross-compilation build #772: Commit b15cc09 pushed by serge-sans-paille
January 15, 2025 21:32 1m 22s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:32 1m 22s
Add missing batch cast from rvv types RISC-V RVV cross-compilation build #771: Pull request #1080 opened by serge-sans-paille
January 15, 2025 21:01 1m 58s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:01 1m 58s
Add missing batch cast from rvv types RISC-V RVV cross-compilation build #770: Commit 68cd020 pushed by serge-sans-paille
January 15, 2025 21:00 1m 8s fix/rvv-cast
fix/rvv-cast
January 15, 2025 21:00 1m 8s
[ci] Disable clang arm when cross-compiling RISC-V RVV cross-compilation build #769: Commit e28ef98 pushed by serge-sans-paille
January 13, 2025 21:21 5m 39s master
master
January 13, 2025 21:21 5m 39s
sse2 version of xsimd::swizzle on [u]int16_t RISC-V RVV cross-compilation build #768: Pull request #1079 synchronize by serge-sans-paille
January 13, 2025 10:16 27m 18s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 10:16 27m 18s
[ci] Disable clang arm when cross-compiling RISC-V RVV cross-compilation build #767: Commit 4a33e87 pushed by serge-sans-paille
January 13, 2025 10:16 11m 52s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 10:16 11m 52s
sse2 version of xsimd::swizzle on [u]int16_t RISC-V RVV cross-compilation build #766: Pull request #1079 synchronize by serge-sans-paille
January 13, 2025 09:52 22m 52s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 09:52 22m 52s
WIP RISC-V RVV cross-compilation build #765: Commit 95817a6 pushed by serge-sans-paille
January 13, 2025 09:52 15m 22s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 09:52 15m 22s
sse2 version of xsimd::swizzle on [u]int16_t RISC-V RVV cross-compilation build #764: Pull request #1079 synchronize by serge-sans-paille
January 13, 2025 09:11 22m 35s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 09:11 22m 35s
WIP RISC-V RVV cross-compilation build #763: Commit 14449f2 pushed by serge-sans-paille
January 13, 2025 09:11 11m 49s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 09:11 11m 49s
sse2 version of xsimd::swizzle on [u]int16_t RISC-V RVV cross-compilation build #762: Pull request #1079 synchronize by serge-sans-paille
January 13, 2025 08:47 24m 32s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 08:47 24m 32s
[ci] Set clang version when cross-compiling RISC-V RVV cross-compilation build #761: Commit 0d03805 pushed by serge-sans-paille
January 13, 2025 08:47 14m 14s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 08:47 14m 14s
sse2 version of xsimd::swizzle on [u]int16_t RISC-V RVV cross-compilation build #760: Pull request #1079 synchronize by serge-sans-paille
January 13, 2025 08:11 12m 27s feature/swizzle-sse2
feature/swizzle-sse2
January 13, 2025 08:11 12m 27s