forked from verilator/verilator
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Defer conversion of 'VdlySet' flag based AstAssignDlys
No functional change. Postpone the conversion of all AstAssignDlys that use the 'VdlySet' scheme for array LHSs until after the complete traversal of the netlist. The next patch takes advantage of this by using some extra information also gathered through the traversal to change the conversion. AstAssignDlys inside suspendable or fork are not deferred and are processed identical to the previous version. There are some TODOs in this patch that are fixed in the next patch. Output code perturbed due to variable ordering. MULTIDRIVEN message ordering perturbed due to processing order change.
- Loading branch information
Showing
3 changed files
with
141 additions
and
91 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,6 +1,6 @@ | ||
.. comment: generated by t_lint_multidriven_bad | ||
.. code-block:: | ||
%Warning-MULTIDRIVEN: example.v:1:22 Signal has multiple driving blocks with different clocking: 'out2' | ||
%Warning-MULTIDRIVEN: example.v:1:22 Signal has multiple driving blocks with different clocking: 't.mem' | ||
example.v:1:7 ... Location of first driving block | ||
example.v:1:7 ... Location of other driving block |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,17 +1,17 @@ | ||
%Warning-MULTIDRIVEN: t/t_lint_multidriven_bad.v:21:22: Signal has multiple driving blocks with different clocking: 't.mem' | ||
t/t_lint_multidriven_bad.v:27:7: ... Location of first driving block | ||
27 | mem[a0] <= d1; | ||
| ^~~ | ||
t/t_lint_multidriven_bad.v:24:7: ... Location of other driving block | ||
24 | mem[a0] <= d0; | ||
| ^~~ | ||
... For warning description see https://verilator.org/warn/MULTIDRIVEN?v=latest | ||
... Use "/* verilator lint_off MULTIDRIVEN */" and lint_on around source to disable this message. | ||
%Warning-MULTIDRIVEN: t/t_lint_multidriven_bad.v:19:22: Signal has multiple driving blocks with different clocking: 'out2' | ||
t/t_lint_multidriven_bad.v:35:7: ... Location of first driving block | ||
35 | out2[15:8] <= d0; | ||
| ^~~~ | ||
t/t_lint_multidriven_bad.v:32:7: ... Location of other driving block | ||
32 | out2[7:0] <= d0; | ||
| ^~~~ | ||
... For warning description see https://verilator.org/warn/MULTIDRIVEN?v=latest | ||
... Use "/* verilator lint_off MULTIDRIVEN */" and lint_on around source to disable this message. | ||
%Warning-MULTIDRIVEN: t/t_lint_multidriven_bad.v:21:22: Signal has multiple driving blocks with different clocking: 't.mem' | ||
t/t_lint_multidriven_bad.v:27:7: ... Location of first driving block | ||
27 | mem[a0] <= d1; | ||
| ^~~ | ||
t/t_lint_multidriven_bad.v:24:7: ... Location of other driving block | ||
24 | mem[a0] <= d0; | ||
| ^~~ | ||
%Error: Exiting due to |