Fix potential double-update of a buffer in Verilog Projecdt #4212
Job | Run time |
---|---|
8m 49s | |
0s | |
13m 54s | |
0s | |
5m 7s | |
4m 42s | |
19s | |
3m 50s | |
2m 2s | |
3m 56s | |
1m 52s | |
3m 51s | |
7m 39s | |
8m 39s | |
11m 40s | |
6m 19s | |
5m 12s | |
3m 6s | |
3m 48s | |
2m 52s | |
3m 54s | |
3m 6s | |
3m 54s | |
2m 48s | |
13m 49s | |
15m 34s | |
6m 42s | |
6m 57s | |
8s | |
0s | |
2h 34m 29s |