Skip to content

Pull requests: chipsalliance/Cores-VeeR-EL2

New pull request New
14 Open 278 Closed
14 Open 278 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Update testbench fail condition
#374 opened Jan 23, 2025 by wkkuna Loading…
ic_mem refactor
#372 opened Jan 22, 2025 by kgugala Loading…
1
Bump Verilator - rebased
#371 opened Jan 22, 2025 by RRozak • Draft
4
CI: test exceptions with AHB
#366 opened Jan 20, 2025 by kgugala Loading…
1
Bump verilator
#365 opened Jan 20, 2025 by tgorochowik Loading…
11
WIP: riscv-dv: Pass privilege level to custom test
#358 opened Jan 17, 2025 by tmichalak Loading…
2
Enable regression tests for DCLS feature
#357 opened Jan 17, 2025 by robertszczepanski • Draft
5
Add initial DCLS support and documentation
#354 opened Jan 17, 2025 by robertszczepanski Loading…
5
Bump Verilator
#349 opened Jan 15, 2025 by RRozak • Draft
9
Lsu test
#325 opened Jan 4, 2025 by kgugala Loading…
Add IFU IC memory test stubs
#311 opened Jan 2, 2025 by mczyz-antmicro Loading…
2
mailbox logic: modify conflicting values
#293 opened Dec 18, 2024 by wsipak Loading…
2
Add mmap address check test
#279 opened Nov 22, 2024 by kiryk • Draft
4
WIP: Change exit code from verilator testbench
#251 opened Oct 23, 2024 by robertszczepanski • Draft
ProTip! Mix and match filters to narrow down what you’re looking for.