Pinned Loading

1. Dual-issue-Microcontroller Dual-issue-Microcontroller Public

   RTL code for Dual-issue microcontroller (Verilog)

   C 2 1

2. AXI4-Interconnect AXI4-Interconnect Public

   RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction.

   Verilog 2

3. Atfox_exTensible_Interface Atfox_exTensible_Interface Public

   The Atfox exTensible Interface (ATI) is a on-chip communication bus protocol, which support for ATI System Bus Structure

   C 1

4. UART_peripheral UART_peripheral Public

   Implement UART peripheral by HDL (Verilog)

   Tcl 2

5. Digital-Camera-ASIC/DVP-RX-Controller Digital-Camera-ASIC/DVP-RX-Controller Public

   This repository contains the RTL code of a DVP (Digital Video Port) TX Controller with AXI4 interface in the application layer.

   Verilog

6. Digital-Camera-ASIC/DBI-TX-Controller Digital-Camera-ASIC/DBI-TX-Controller Public

   This repository contains the RTL code of a MIPI DBI (TX) Controller with AXI4 interface in the application layer.

   Verilog