Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

synth: Run clockgate for automatic ICG insertion #2657

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions flow/scripts/synth.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -65,8 +65,10 @@ foreach cell $::env(DONT_USE_CELLS) {
# Technology mapping of flip-flops
# dfflibmap only supports one liberty file
if {[env_var_exists_and_non_empty DFF_LIB_FILE]} {
clockgate -liberty $::env(DFF_LIB_FILE) -min_net_size 8 {*}$dfflibmap_args
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The min_net_size value could be a flow parameter, do you want me to make it one? MIN_CLOCK_GATE_FF_GROUP ?

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Yes

dfflibmap -liberty $::env(DFF_LIB_FILE) {*}$dfflibmap_args
} else {
clockgate -liberty $::env(DONT_USE_SC_LIB) -min_net_size 8 {*}$dfflibmap_args
dfflibmap -liberty $::env(DONT_USE_SC_LIB) {*}$dfflibmap_args
}
opt
Expand Down
Loading