Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Push RISC-V Core to swim-v2 #343

Merged
merged 38 commits into from
Feb 16, 2024
Merged

Push RISC-V Core to swim-v2 #343

merged 38 commits into from
Feb 16, 2024

Conversation

rharding8
Copy link
Contributor

Pushing the in-progress (Unfinished, not working) RISC-V core to a new branch. SWIM will still work
even with these unfinished since the RISC-V core is
being kept out of the module rs file until it's more complete
and can be tested.

rharding8 and others added 30 commits January 29, 2024 19:25
RISC-V core to a new branch. SWIM will still work
even with these unfinished since the RISC-V core is
being kept out of the module rs file until it's more complete
and can be tested.
control signals in the datapath, minus memory operations.
STILL TODO:
Memory operations
Adding operations
Making it all work
moving onto branching and jumping handling.
Fixed some typos.
datapath.rs is error-free, but must be expanded with RV64I and more.
@brooksmckinley brooksmckinley merged commit f7a5419 into swim-v2 Feb 16, 2024
1 check passed
@brooksmckinley brooksmckinley deleted the risc-v-core branch February 16, 2024 23:34
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants