forked from ataradov/edbg
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathtarget_atmel_cm0p.c
375 lines (312 loc) · 11.4 KB
/
target_atmel_cm0p.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
/*
* Copyright (c) 2013-2017, Alex Taradov <[email protected]>
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*- Includes ----------------------------------------------------------------*/
#include <unistd.h>
#include <stdlib.h>
#include <stdint.h>
#include <stdbool.h>
#include <string.h>
#include "target.h"
#include "edbg.h"
#include "dap.h"
/*- Definitions -------------------------------------------------------------*/
#define FLASH_START 0
#define FLASH_ROW_SIZE 256
#define FLASH_PAGE_SIZE 64
#define DHCSR 0xe000edf0
#define DEMCR 0xe000edfc
#define AIRCR 0xe000ed0c
#define DSU_CTRL_STATUS 0x41002100
#define DSU_DID 0x41002118
#define NVMCTRL_CTRLA 0x41004000
#define NVMCTRL_CTRLB 0x41004004
#define NVMCTRL_PARAM 0x41004008
#define NVMCTRL_INTFLAG 0x41004014
#define NVMCTRL_STATUS 0x41004018
#define NVMCTRL_ADDR 0x4100401c
#define NVMCTRL_CMD_ER 0xa502
#define NVMCTRL_CMD_WP 0xa504
#define NVMCTRL_CMD_EAR 0xa505
#define NVMCTRL_CMD_WAP 0xa506
#define NVMCTRL_CMD_WL 0xa50f
#define NVMCTRL_CMD_UR 0xa541
#define NVMCTRL_CMD_PBC 0xa544
#define NVMCTRL_CMD_SSB 0xa545
#define USER_ROW_ADDR 0x00804000
#define USER_ROW_SIZE 256
/*- Types -------------------------------------------------------------------*/
typedef struct
{
uint32_t dsu_did;
char *name;
uint32_t flash_size;
uint32_t n_pages;
} device_t;
/*- Variables ---------------------------------------------------------------*/
static device_t devices[] =
{
{ 0x10040107, "SAM D09C13A", 8*1024, 128 },
{ 0x10020100, "SAM D10D14AM", 16*1024, 256 },
{ 0x10030100, "SAM D11D14A", 16*1024, 256 },
{ 0x10030000, "SAM D11D14AM", 16*1024, 256 },
{ 0x10030003, "SAM D11D14AS", 16*1024, 256 },
{ 0x10030006, "SAM D11C14A", 16*1024, 256 },
{ 0x10030106, "SAM D11C14A (Rev B)", 16*1024, 256 },
{ 0x1000120d, "SAM D20E15A", 32*1024, 512 },
{ 0x1000140a, "SAM D20E18A", 256*1024, 4096 },
{ 0x10001100, "SAM D20J18A", 256*1024, 4096 },
{ 0x10001200, "SAM D20J18A (Rev C)", 256*1024, 4096 },
{ 0x10010100, "SAM D21J18A", 256*1024, 4096 },
{ 0x10010200, "SAM D21J18A (Rev C)", 256*1024, 4096 },
{ 0x10010300, "SAM D21J18A (Rev D)", 256*1024, 4096 },
{ 0x1001020d, "SAM D21E15A (Rev C)", 32*1024, 512 },
{ 0x1001030a, "SAM D21E18A", 256*1024, 4096 },
{ 0x10010205, "SAM D21G18A", 256*1024, 4096 },
{ 0x10010305, "SAM D21G18A (Rev D)", 256*1024, 4096 },
{ 0x10010019, "SAM R21G18 ES", 256*1024, 4096 },
{ 0x10010119, "SAM R21G18", 256*1024, 4096 },
{ 0x10010219, "SAM R21G18A (Rev C)", 256*1024, 4096 },
{ 0x10010319, "SAM R21G18A (Rev D)", 256*1024, 4096 },
{ 0x11010100, "SAM C21J18A ES", 256*1024, 4096 },
{ 0x10810219, "SAM L21E18B", 256*1024, 4096 },
{ 0x1081020f, "SAM L21J18B", 256*1024, 4096 },
{ 0x1081021e, "SAM R30G18A", 256*1024, 4096 },
{ 0x1081021f, "SAM R30E18A", 256*1024, 4096 },
{ 0 },
};
static device_t target_device;
static target_options_t target_options;
/*- Implementations ---------------------------------------------------------*/
//-----------------------------------------------------------------------------
static void target_select(target_options_t *options)
{
uint32_t dsu_did;
// Stop the core
dap_write_word(DHCSR, 0xa05f0003);
dap_write_word(DEMCR, 0x00000001);
dap_write_word(AIRCR, 0x05fa0004);
dsu_did = dap_read_word(DSU_DID);
for (device_t *device = devices; device->dsu_did > 0; device++)
{
if (device->dsu_did == dsu_did)
{
verbose("Target: %s\n", device->name);
target_device = *device;
target_options = *options;
target_check_options(&target_options, device->flash_size, FLASH_ROW_SIZE);
return;
}
}
error_exit("unknown target device (DSU_DID = 0x%08x)", dsu_did);
}
//-----------------------------------------------------------------------------
static void target_deselect(void)
{
dap_write_word(DEMCR, 0x00000000);
dap_write_word(AIRCR, 0x05fa0004);
target_free_options(&target_options);
}
//-----------------------------------------------------------------------------
static void target_erase(void)
{
dap_write_word(DSU_CTRL_STATUS, 0x00001f00); // Clear flags
dap_write_word(DSU_CTRL_STATUS, 0x00000010); // Chip erase
sleep_ms(100);
while (0 == (dap_read_word(DSU_CTRL_STATUS) & 0x00000100));
}
//-----------------------------------------------------------------------------
static void target_lock(void)
{
dap_write_word(NVMCTRL_CTRLA, NVMCTRL_CMD_SSB); // Set Security Bit
}
//-----------------------------------------------------------------------------
static void target_program(void)
{
uint32_t addr = FLASH_START + target_options.offset;
uint32_t offs = 0;
uint32_t number_of_rows;
uint8_t *buf = target_options.file_data;
uint32_t size = target_options.file_size;
if (dap_read_word(DSU_CTRL_STATUS) & 0x00010000)
error_exit("device is locked, perform a chip erase before programming");
number_of_rows = (size + FLASH_ROW_SIZE - 1) / FLASH_ROW_SIZE;
dap_write_word(NVMCTRL_CTRLB, 0); // Enable automatic write
for (uint32_t row = 0; row < number_of_rows; row++)
{
dap_write_word(NVMCTRL_ADDR, addr >> 1);
dap_write_word(NVMCTRL_CTRLA, NVMCTRL_CMD_UR); // Unlock Region
while (0 == (dap_read_word(NVMCTRL_INTFLAG) & 1));
dap_write_word(NVMCTRL_CTRLA, NVMCTRL_CMD_ER); // Erase Row
while (0 == (dap_read_word(NVMCTRL_INTFLAG) & 1));
dap_write_block(addr, &buf[offs], FLASH_ROW_SIZE);
addr += FLASH_ROW_SIZE;
offs += FLASH_ROW_SIZE;
verbose(".");
}
}
//-----------------------------------------------------------------------------
static void target_verify(void)
{
uint32_t addr = FLASH_START + target_options.offset;
uint32_t block_size;
uint32_t offs = 0;
uint8_t *bufb;
uint8_t *bufa = target_options.file_data;
uint32_t size = target_options.file_size;
if (dap_read_word(DSU_CTRL_STATUS) & 0x00010000)
error_exit("device is locked, unable to verify");
bufb = buf_alloc(FLASH_ROW_SIZE);
while (size)
{
dap_read_block(addr, bufb, FLASH_ROW_SIZE);
block_size = (size > FLASH_ROW_SIZE) ? FLASH_ROW_SIZE : size;
for (int i = 0; i < (int)block_size; i++)
{
if (bufa[offs + i] != bufb[i])
{
verbose("\nat address 0x%x expected 0x%02x, read 0x%02x\n",
addr + i, bufa[offs + i], bufb[i]);
buf_free(bufb);
error_exit("verification failed");
}
}
addr += FLASH_ROW_SIZE;
offs += FLASH_ROW_SIZE;
size -= block_size;
verbose(".");
}
buf_free(bufb);
}
//-----------------------------------------------------------------------------
static void target_read(void)
{
uint32_t addr = FLASH_START + target_options.offset;
uint32_t offs = 0;
uint8_t *buf = target_options.file_data;
uint32_t size = target_options.size;
if (dap_read_word(DSU_CTRL_STATUS) & 0x00010000)
error_exit("device is locked, unable to read");
while (size)
{
dap_read_block(addr, &buf[offs], FLASH_ROW_SIZE);
addr += FLASH_ROW_SIZE;
offs += FLASH_ROW_SIZE;
size -= FLASH_ROW_SIZE;
verbose(".");
}
save_file(target_options.name, buf, target_options.size);
}
//-----------------------------------------------------------------------------
static void target_fuse(void)
{
uint8_t buf[USER_ROW_SIZE];
bool read_all = (-1 == target_options.fuse_start);
int size = (target_options.fuse_size < USER_ROW_SIZE) ?
target_options.fuse_size : USER_ROW_SIZE;
dap_read_block(USER_ROW_ADDR, buf, USER_ROW_SIZE);
if (target_options.fuse_read)
{
if (target_options.fuse_name)
{
save_file(target_options.fuse_name, buf, USER_ROW_SIZE);
}
else if (read_all)
{
message("Fuses (user row): ");
for (int i = 0; i < USER_ROW_SIZE; i++)
message("%02x ", buf[i]);
message("\n");
}
else
{
uint32_t value = extract_value(buf, target_options.fuse_start,
target_options.fuse_end);
message("Fuses: 0x%x (%d)\n", value, value);
}
}
if (target_options.fuse_write)
{
if (target_options.fuse_name)
{
for (int i = 0; i < size; i++)
buf[i] = target_options.fuse_data[i];
}
else
{
apply_value(buf, target_options.fuse_value, target_options.fuse_start,
target_options.fuse_end);
}
dap_write_word(NVMCTRL_CTRLB, 0);
dap_write_word(NVMCTRL_ADDR, USER_ROW_ADDR >> 1);
dap_write_word(NVMCTRL_CTRLA, NVMCTRL_CMD_EAR);
while (0 == (dap_read_word(NVMCTRL_INTFLAG) & 1));
dap_write_block(USER_ROW_ADDR, buf, USER_ROW_SIZE);
}
if (target_options.fuse_verify)
{
dap_read_block(USER_ROW_ADDR, buf, USER_ROW_SIZE);
if (target_options.fuse_name)
{
for (int i = 0; i < size; i++)
{
if (target_options.fuse_data[i] != buf[i])
{
message("fuse byte %d expected 0x%02x, got 0x%02x", i,
target_options.fuse_data[i], buf[i]);
error_exit("fuse verification failed");
}
}
}
else if (read_all)
{
error_exit("please specify fuse bit range for verification");
}
else
{
uint32_t value = extract_value(buf, target_options.fuse_start,
target_options.fuse_end);
if (target_options.fuse_value != value)
{
error_exit("fuse verification failed: expected 0x%x (%u), got 0x%x (%u)",
target_options.fuse_value, target_options.fuse_value, value, value);
}
}
}
}
//-----------------------------------------------------------------------------
target_ops_t target_atmel_cm0p_ops =
{
.select = target_select,
.deselect = target_deselect,
.erase = target_erase,
.lock = target_lock,
.program = target_program,
.verify = target_verify,
.read = target_read,
.fuse = target_fuse,
};