New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

verilog的命名规则、缩写规范 #36

Open

18271646571 opened this issue Nov 12, 2019 · 0 comments

18271646571 commented Nov 12, 2019

请问有没有关于e902代码命名规则，module 命名规范的文件，方便理解、阅读，在没有注释的情况下看代码真的太难了

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment